

| Motorola 68000 Instruction Set (1/2) | | | | |
|--------------------------------------|-------------------------------|---|-----------|-------|
| Instruction | Description | Assembler Syntax | Data Size | XNZVC |
| ABCD | Add BCD with extend | Dx,Dy -(Ax),-(Ay) | B- | *U*U* |
| ADD | ADD binary | Dn,<ea> | BWL | ***** |
| ADDA | ADD binary to An | <ea>,Dn | -WL | ----- |
| ADDI | ADD Immediate | #x,<ea> | BWL | ***** |
| ADDQ | ADD 3-bit immediate | #<1-8>,<ea> | BWL | ***** |
| ADDX | ADD extended | Dy,Dx -(Ay),-(Ax) | BWL | ***** |
| AND | Bit-wise AND | <ea>,Dn | BWL | **00 |
| ANDI | Bit-wise AND with Immediate | Dn,<ea> | BWL | **00 |
| ASL | Arithmetic Shift Left | #<1-8>,Dy Dx,Dy <ea> | BWL | ***** |
| ASR | Arithmetic Shift Right | ... | BWL | ***** |
| Bcc | Conditional Branch | BccS <label> Bcc.W <label> | BW- | ----- |
| BCHG | Test a Bit and CHanGe | Dn,<ea> #<data>,<ea> | B-L | -*-- |
| BCLR | Test a Bit and CLear | ... | B-L | -*- |
| BSET | Test a Bit and SET | ... | B-L | -*- |
| BSR | Branch to SubRoutine | BSR.W <label> BSR.W <label> Dn,<ea> | BW- | ----- |
| BTST | Bit TeSt | Dn,<ea> | B-L | -*- |
| CHK | CHeck Dn Against Bounds | #<data>,<ea> | -W- | *UUU |
| CLR | CLear | <ea>,Dn | BWL | -0100 |
| COMP | CoMPare | <ea>,Dn | BWL | ***** |
| COMPARE | CoMPare Address | <ea>,An | -WL | ***** |
| CMPI | CoMPare Immediate | #<data>,<ea> | BWL | ***** |
| CMFPM | CoMPare Memory | (Ay)+,(Ax)+ | BWL | ***** |
| DBCC | Looping Instruction | DBcc Dn,<label> | -W- | ----- |
| DIVS | DIVide Signed | <ea>,Dn | -W- | **00 |
| DIVU | DIVide Unsigned | <ea>,Dn | -W- | **00 |
| EOR | Exclusive OR | Dn,<ea> | BWL | **00 |
| EORI | Exclusive OR Immediate | #<data>,<ea> | BWL | **00 |
| EXG | Exchange any two registers | Rx,Ry | -L | ----- |
| EXT | Sign EXtend | Dn | -WL | **00 |
| ILLEGAL | ILLEGAL-Instruction Exception | ILLEGAL | | ----- |
| JMP | JuMP to Affective Address | <ea> | | ----- |
| JSR | JuMP to SubRoutine | <ea> | | ----- |
| LEA | Load Effective Address | <ea>,An | -L | ----- |
| LINK | Allocate Stack Frame | An,#<displacement> | | ----- |
| LSL | Logical Shift Left | Dx,Dy #<1-8>,Dy <ea> | BWL | **00 |
| LSR | Logical Shift Right | ... | | ***** |
| MOVE | Move Effective Addresses | <ea>,<ea> | BWL | **00 |

| Motorola 68000 Instruction Set (2/2) | | | | |
|--------------------------------------|-------------------------------|--|-----------|-------|
| Instruction | Description | Assembler Syntax | Data Size | XNZVC |
| MOVE | To CCR | <ea>,CCR | -W- | IIIII |
| MOVE | To SR | <ea>,SR | -W- | IIIII |
| MOVE | From SR | SR,<ea> | -W- | ----- |
| MOVE | USP to/from Address Register | USP,An | -L | ----- |
| MOVEA | MOVE Address | An,USP | -WL | ----- |
| MOVEM | MOVE Multiple | <ea>,An -WL <register list>,<ea> <ea>,<register list> | | ----- |
| MOVEP | MOVE Peripheral | Dn,x(An) | -WL | ----- |
| MOVEQ | MOVE 8-bit immediate | x(An),Dn #<-128+127>,Dn | -L | **00 |
| MULS | MULtiple Signed | <ea>,Dn | -W- | **00 |
| MULU | MULtiple Unsigned | <ea>,Dn | -W- | **00 |
| NBCD | Negate BCD | <ea> | B- | *U*U* |
| NEG | NEGate | <ea> | BWL | ***** |
| NEGX | NEGate with eXtend | <ea> | BWL | ***** |
| NOP | No Operation | NOP | | ----- |
| NOT | Form one's complement | <ea> | BWL | **00 |
| OR | Bit-wise OR | <ea>,Dn | BWL | **00 |
| ORI | Bit-wise OR with Immediate | Dn,<ea> | BWL | **00 |
| PEA | Push Effective Address | #<data>,<ea> | | ----- |
| RESET | RESEt all external devices | <ea> | -L | ----- |
| ROL | ROlate Left | #<1-8>,Dy Dx,Dy <ea> | BWL | **00* |
| ROR | ROlate Right | ... | BWL | **00* |
| ROXL | ROlate Left with eXtend | ... | BWL | **00* |
| ROXR | ROlate Right with eXtend | ... | BWL | **00* |
| RTE | ReTurn from Exception | RTE | | IIIII |
| RTR | ReTurn and Restore | RTR | | IIIII |
| RTS | ReTurn from Subroutine | RTS | | ----- |
| SBCD | Subtract BCD with eXtend | Dx,Dy -(Ax),-(Ay) | B- | *U*U* |
| Sec | Set to -1 if True, 0 if False | <ea> | B- | ----- |
| STOP | Enable & wait for interrupts | #<data> | | IIIII |
| SUB | SUBtract binary | Dn,<ea> | BWL | ***** |
| SUBA | SUBtract binary from An | <ea>,Dn | | ----- |
| SUBI | SUBtract Immediate | #x,<ea> | -WL | ----- |
| SUBQ | SUBtract 3-bit immediate | #<data>,<ea> | BWL | ***** |
| SUBX | SUBtract eXtended | Dy,Dx -(Ay),-(Ax) | BWL | ***** |
| SWAP | SWAP words of Dn | Dn | -W- | **00 |
| TAS | Test & Set MSB & Set N/Z-bits | <ea> | B- | **00 |
| TRAP | Execute TRAP Exception | #<vector> | | ----- |
| TRAPV | TRAPV Exception if V-bit Set | TRAPV | | ----- |
| TST | Test for negative or zero | <ea> | BWL | **00 |
| UNLK | Deallocate Stack Frame | An | | ----- |

| Symbol | Meaning |
|----------|---|
| * | Set according to result of operation |
| - | Not affected |
| 0 | Cleared |
| 1 | Set |
| U | Outcome (state after operation) undefined |
| I | Set by immediate data |
| | |
| <ea> | Effective Address Operand |
| <data> | Immediate data |
| <label> | Assembler label |
| <vector> | TRAP instruction Exception vector (0-15) |
| <rg.lst> | MOVEM instruction register specification list |
| <displ.> | LINK instruction negative displacement |
| ... | Same as previous instruction |

| Legend | |
|--------|---------------------------------------|
| Dn | Data Register (n is 0-7) |
| An | Address Register (n is 0-7) |
| b | 08-bit constant |
| w | 16-bit constant |
| l | 32-bit constant |
| x | 8-, 16-, 32-bit constant |
| Rx | Index Register Specification, one of: |
| Dn.W | Low 16 bits of Data Register |
| Dn.L | All 32 bits of Data Register |
| An.W | Low 16 bits of Address Register |
| An.L | All 32 bits of Address Register |

| Condition Codes for Bcc Instructions. | | |
|---|--------------------------------|------------------------------|
| Condition Codes set after CMP D0,D1 Instruction | | |
| Relationship | Unsigned | Signed |
| D1 < D0 | CS - Carry Bit Set | LT - Less Than |
| D1 <= D0 | LS - Lower or Same | LE - Less than or Equal |
| D1 = D0 | EQ - Equal (Z-bit Set) | EQ - Equal (Z-bit Set) |
| D1 != D0 | NE - Not Equal (Z-bit Clear) | NE - Not Equal (Z-bit Clear) |
| D1 > D0 | HI - Higher than | GT - Greater Than |
| D1 >= D0 | CC - Carry Bit Clear | GE - Greater than or Equal |
| | PL - Plus (N-bit Clear) | |
| | MI - Minus (N-bit Set) | |
| | VC - V-bit Clear (No Overflow) | |
| | VS - V-bit Set (Overflow) | |